Analog-to-digital converters ͑ADC's͒ are increasingly replacing mixers in frequency conversion schemes. To achieve superior performances, in terms of bandwidth and dynamic range, a nearly ideal ADC clock is needed, with a spectral purity higher than the reference signal of the classical mixing scheme. These requirements of spectral purity for the ADC clock are discussed by analyzing in detail the nonuniform sampling process and by characterizing an actual acquisition system. The effect of clock phase imperfections on the output is proportional to the input frequency over sampling frequency ratio. Moreover, at the output we may have a multiple folding of the phase jitter spectrum. These effects are illustrated by three sets of measurements performed using our system: transfer of spurious clock components, aliasing of these components, and transfer of clock phase noise.
I. INTRODUCTION
Modern receivers often replace traditional IF mixing stages with high-speed sampling analog-to-digital converters ͑ADC's͒ of high dynamic range, and perform frequency conversion either by digital signal processing or by undersampling.
New sources of error signals emerge in this case, in particular ADC's static and dynamic nonlinearity and the nonregularity of the sampling intervals. Both these sources may be analyzed independently since cross terms are usually negligible. In this article, we address the nonregularity of the sampling intervals by means of analyzing an ideal ADC model driven by an imperfect clock signal.
The purity of the mixer reference signal is a well known issue of traditional frequency conversion. The output spectrum of an ideal mixer is the convolution between spectra of input and reference signals; any distortion in the reference signal is essentially transferred to the output. In direct IF or RF sampling schemes, the high-frequency clock signal plays roughly the role of the mixer reference signal. However, the relationship between nonidealities of clock signal and output is somewhat complicated, and there is more involved than just a spectral convolution. Consequently, to achieve the same performances with ideal ADC's and mixers, the purity requirements of the clock signal are significantly higher than those of the reference signal.
A further point, and one that has been mostly neglected in previous analyses of IF conversion by direct sampling, is the power-line interference, with first harmonics at 50 or 60 Hz. Such neglect would appear to be reasonable, since our signals belong to much higher frequency bands. However, when the final output of the receiver is a narrowband signal ͑several kHz͒ with a high dynamic range ͑Ͼ100 dB͒, the power-line interference may contribute significantly to the error budget of background noise of clock signal and noise components in proximity of clock frequency. In this article, we will compare the results obtained with analog mixers and AD converters in the presence of power-line interference.
II. METHOD

A. Sampling with jitter
The requirements of clock purity are usually expressed in terms of the time jrms . With an ideal ADC and a noiseless harmonic signal of frequency f in as the input, the signal-tonoise ratio of the output is given ͑in dB͒ by [1] [2] [3] [4] SNR j = − 20 log͑2f in jrms ͒. ͑1͒
Here, jrms is the standard deviation of the sample instant in time. This equation is derived from the rms value of an error voltage, which is the product of the input signal slew-rate rms and the clock signal time jitter rms. Time jitter is assumed to have a white spectrum. However, Eq. ͑1͒ is valid for any type of jitter. Since this equation contains no information about the spectral distribution of output noise, it is of no help in identifying the bottlenecks of a system, or in suggesting an appropriate optimization. When using Eq. ͑1͒, it is necessary to evaluate jrms for the clock signal; this is usually done 2, 3 by integrating the single-sideband power density of the phase noise. The simplest explanation of the different requirements of purity for an ADC clock and reference signal of a mixer will be given through an analysis of distortions associated with the small harmonic side band. This may arise as a product of the clock ͑or reference͒ signal with lowfrequency interference.
B. Effects of a spurious harmonic component in the clock "reference… signal
We have assumed an ideal harmonic input signal s 1 and a clock ͑or reference͒ signal s 0 corrupted by a spurious harmonic component of amplitude C:
In an ideal sampling scheme, each sample is taken when the clock signal s 0 crosses zero in the positive direction. We have assumed that the spurious component is small: C Ӷ B, and hence it causes only a small variation of clock period, ͉ j ͉ Ӷ T 0 . When also ͉ j ͉ Ӷ T 1, the error signal at the output may be written as the product of j with the time derivative s 1 Ј͑t͒ of the input. Neglecting the natural images due to sampling, the output signal s 2 ͑t͒ of the ADC is
͑3͒
With a small spurious signal, the jitter is given approximately by the spurious signal divided by the time derivative of the ideal clock signal at its zero-crossing point, 5 t zc = nT 0 − T 0 /4:
By combining Eqs. ͑3͒ and ͑4͒, the ADC output signal in the presence of a harmonic jitter is
A spurious signal at the clock input of relative amplitude C / B produces two spurious signals of relative amplitude C 1 /2B 0 at the ADC output. Notice that in the mixing scheme, the spurious term amplitude in the output signal, s 2mix , does not depend on the input and reference frequencies 1 , 0 :
In other words, the relative amplitude of spurious terms at the mixer output is equal to C / B, as in the input reference. In contrast, the spurious output of the ADC is the spurious component of the clock multiplied by a factor equal to the ratio between the signal frequency and the sampling frequency. A graphic illustration of the differences between sampling and mixing is given in Fig. 1 . It should be noted that the carrier with a single spurious signal can be split into two modulated signals: amplitude and phase. As can be seen in the mixer of Fig. 1͑a͒ , both AM and PM components are transferred from the reference signal.
In an ideal ADC, only the phase-modulation components are transferred from the clock signal, and in addition, they are multiplied by the ratio input frequency over clock frequency.
C. Uniform and nonuniform sampling
We shall now discuss the sampling process in detail in order to understand how distortions of various types affect the output signal. The following description is inspired by a model 6 of a nonuniformly sampling digital-to-analog converter. We begin with an ideally sampled output, s 2i , with a sampling period of T 0 :
͑7͒
The spectrum of this signal is the convolution of the input signal spectrum with the spectrum of a train of delta functions,
With a jittered clock signal, we have two possibilities: ͑a͒ We can analyze the analog signal at the output of an ideal D/A converter which restores an analog signal by using the same clock used by the ADC. In this case, 1,2 the output signal s 2m is again the result of a plain multiplication,
where j is the time jitter of the clock. The spectrum is the 
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͑b͒ Alternatively in a real system, the samples are assumed to have been acquired at regular intervals during the processing and analysis, or possibly the samples are restored to analog domain by a D/A converter with the ideal clock. The distortion of the clock embedded in the resulting signal is either amplified or attenuated depending upon the slew rate of the input signal. The resulting output signal s 2 may be written as
͑11͒
This description, represented in Fig. 2 , reflects the real situation. This was therefore why the description ͑11͒ was taken in example B and will also be taken in the following analysis. The first block in Fig. 2 , the clock-shaping circuit, generates pulses at the positive zero crossing of the clock signal. The input signal is multiplied by sampling pulses in the multiplier. The time alignment of the output samples is represented by a noncausal variable delay. The delay block can be placed at both the input and the clock signal without changing the output signal.
D. Harmonic signal sampled by a clock with phase modulation
We have assumed a harmonic input signal, s 1 , and a harmonic clock signal, s 0 , corrupted by a phase modulation 0 ͑t͒, which causes the time jitter j ͑t͒ = 0 ͑t͒ / 0 :
It is convenient to write the input and output signals in the complex form. The complex input signal is s 1C ͑t͒ = exp͑i 1 t͒ while, according to ͑11͒, the complex output is
The spectrum of this signal can be written as the convolution of the spectra of parts a , b, and c:
A real input signal may be written as s 1 ͑t͒ = 0.5 exp͑i 1 t͒ + 0.5 exp͑−i 1 t͒ and its spectrum is immediately obtained from Eq. ͑14͒,
The spectrum of the modified clock phase noise B͑͒ is replicated with the period of the sampling frequency 0 . This means that a wideband phase noise at the ADC clock input may be folded many times in the Nyquist band. When the phase noise B͑͒ has no components outside the interval ͗− 2 , 0 /2− 2 ͘, with 2 = min͉ 1 + k 0 ͉, aliasing does not occur and the output spectrum is
From this equation we finally retrieve the ADC output signal in the time
This equation formally demonstrates that the clock phase jitter 0 ͑t͒ is found at the output multiplied by the factor "input frequency/clock frequency"
However, it is more convenient to retrieve an expression for the single-sideband noise density at the ADC output, which is a more useful quantity than the phase jitter. We will consider only a small phase jitter, such that ͉ 2 ͑t͉͒ Ӷ 2. In this way, we can apply the sin x Ϸ x approximation and therefore the distortion factor in the output signal is written as 
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͑19͒
The magnitude spectrum of b͑t͒ is symmetrical, ͉B͉͑͒ = ͉B͑ −͉͒, with a delta pulse at = 0. The small jitter approximation Eq. ͑19͒ does not apply to the large accumulated 7 jitter ͉ 2 ͑t͉͒ Ͼ 2 of a free-running clock oscillator, where the phase noise may be described 8 by the Wiener process. However, Eqs. ͑15͒-͑18͒ are also valid in this case.
Equation ͑19͒ implies that in the small phase jitter case, the relative power density L 2 ͑͒ of the single-sideband phase noise is equal to the power spectrum of the phase jitter 2 ͑t͒. The relationship between input and output noise spectra S ͑͒ and relative power densities is therefore
͑20͒
The case of the ADC conversion is represented graphically in Fig. 3 . The single-sideband phase-noise power at the output is the input noise power multiplied by the square of the frequency ratio f in / f clock . Conversely, in the case of the mixer, the output signal is given by s 2mix ͑t͒ = s 1 ͑t͒ ϫ s 0 ͑t͒ = cos͓͑ 1 + 0 ͒t + 0 ͑t͔͒ + cos͓͑ 1 − 0 ͒t − 0 ͑t͔͒ ͑21͒ and the phase noise is transferred without amplification from input to output:
E. General signal sampled by a clock with small phase modulation
We shall now take into consideration a generic, frequency-limited ͑Ͻ 1 max ͒ input signal s 1 ͑t͒ within the small phase-jitter approximation, which now reads 2 ͑t͒ ഛ 0 ͑t͒ · 1 max / 0 Ӷ 2. By applying the approximation of Eq. ͑3͒, the error calculation is possible by means of the input signal derivation and the time jitter j . Equation ͑11͒ can be rewritten for the output signal as
͑22͒
The output spectrum S 2 is written as the convolution of the Fourier transformation of the factors in Eq. ͑22͒,
͑23͒
The clock phase noise spectrum is again aliased into the Nyquist band and, in addition, is now blurred by the highfrequency components of the input signal.
III. EXPERIMENTAL RESULTS
The measurements were taken using our digital receiver, 9 specifically designed for use in NMR and other biomedical applications, where a high dynamic range and a broad frequency range are required. The two-channel receiver is based on the 14-bit ADC AD6644 and the digital downconverter ͑DDC͒ AD6620, the latter of which performs digital conversion to baseband, filtering, and decimation of the sample rate. The decimated signal is then transferred to a computer for further processing.
A. Sample clock with spurs
As a clock, our converters may use either a simple onboard 66 MHz crystal oscillator or a signal from an external source. In an early version of the onboard oscillator, ripples of the power supply ͑about 0.1 mV͒ caused some frequency modulation, at a measured rate of 300 Hz/ V. The resulting frequency deviation of ⌬f Ϸ 30 mHz induces 50 Hz parasitic sideband spurs. With a narrowband modulation ͑f m Ϸ 50 Hz͒, the relative amplitude of these sidebands is half the modulation index ⌬f / f m Ϸ 0.0006, which means these spurs in the clock signal are at about −70 dBc. With a 100 MHz input, these spurs are amplified by 4 dB in the output, and reduced by 16 dB with a 10 MHz input ͑see Fig. 4͒ , exactly as predicted by Eq. ͑5͒.
B. Sample clock with phase noise
Three "pure" harmonic signals at 10 , 70, and 130 MHz were used as inputs. Their spectra, measured with our receiver together with a "pure" sample clock 66 MHz, are superimposed in Fig. 5͑a͒ . The noise floor of the 10 MHz signal is barely registered on the scale. To measure the influence of the clock phase noise upon the output sampled signal, we have added noise to the clock signal by means of a phase modulator and a noise generator. The spectrum of this clock signal has been determined by feeding it in our digital receiver as the input, using our "pure" clock at 66 MHz, see Fig. 5͑b͒ . The phase noise had a peak at 500 kHz offset, created by an artificial emphasis of the modulation noise in the filter in order to aid identification of the noise sideband effect. The small asymmetry between the lower and upper sideband of this noise is caused by an imperfect phase modulator, and by superposition of amplitude and phase modulations. Figure 5͑c͒ shows the spectra of the three input signals acquired using the noisy clock signal of Fig. 5͑b͒ . A comparison of the spectra of Figs. 5͑b͒ and 5͑c͒ demonstrates the phenomenon of phase-noise amplification by a factor equal to the input-to-sampling frequency ratio, as predicted by Eq. ͑20͒.
C. Bandwidth of the ADC clock input
The bandwidth of the clock input is a parameter never mentioned in the ADC datasheets. However, this bandwidth determines the possible folding of spurious tones and noise from the clock signal into the output, as predicted by Eq. ͑15͒. A test was done with a pure input signal of 89 MHz. The pure sample clock, at 15 MHz, was combined with a spurious −40 dBc signal whose frequency was varied from 5 to 500 MHz in 15 MHz steps. Analysis is made easy by the fact that the alias frequencies of the spurious components of the clock are always at 4 and 6 MHz. The amplitude of the output component caused by the spurious clock signal is shown in Fig. 6 for two conditions: with compensated ͑dashed line͒ and noncompensated clock transformer. The theoretical amplitude of the spurious signal at the output is −31 dBc. This result was obtained by the addition of 15 dB to the −40 dBc spurious level due to the input-to-clock frequency ratio ͑89/ 15͒, and the subtraction of 6 dB due to the splitting into two phase-modulation sidebands. As one can see in Fig. 6 , the 3 dB point of the clock input is about at 100 MHz.
IV. DISCUSSION
When using high dynamic range ADC systems for undersampling, the clock signal should be purer than the reference signal of a mixer of comparable performance. The distortions in the ADC output have a spectrum that results from convolution of the input signal spectrum and clock distortion spectrum multiplied by the input frequency over clock frequency ratio. Since the ADC's clock input is always broadband, frequency-distant noise and spurious components of the clock signal are potentially contributing to noise and distortions. On the other hand, only the phase distortion of a FIG. 4 . Harmonic signals at ͑a͒ f 1 = 10 MHz and ͑b͒ f 1 = 100 MHz converted to a 2 kHz baseband by our digital receiver, which has a clock signal with spurs ͑see text͒. The "ٌ" markers are at 50 Hz intervals.
FIG. 5.
͑a͒ Harmonic signals at 10, 70, and 130 MHz measured by our digital receiver with a "pure" clock signal; ͑b͒ spectrum of a noisy clock signal at 60 MHz, obtained with our receiver and a "pure" clock signal; ͑c͒ harmonic signals of part ͑a͒ obtained when using the noisy clock signal ͑b͒. FFT 32k, bandwidth ͑fs out ͒ of 1.5 MHz.
clock signal plays a role in digital frequency converters, while both amplitude and phase distortions contribute to the output of mixers.
The clock inputs of ADC in broadband conversion schemes should undergo a strictly analog signal processing; no logic gates or amplifiers should be used in ADC clock distribution. If needed, the amplifiers should be followed by a bandpass filter to remove noise or spurs folded potentially into the Nyquist band due to the large bandwidth of the ADC clock input. In narrowband applications, a spurious-freedynamic range of 100 dBc may be achieved with several of today ADC's. In this case, care must be taken to manage properly the power-line interference, which may otherwise couple by phase modulation to the clock input. FIG. 6 . Bandwidth of the AD6644 clock input determined from the output alias of spurious as follows: input signal of 89 MHz sampled at 15 MHz with addition to the clock of a −40 dBc signal at frequency ranging from 5 to 500 MHz. The dotted line is the theoretical amplitude; solid and dashed lines are data without and with compensation of a clock transformer, respectively.
